Simulate the firing of one or more detectors. Writing ones to this register will set the matching bits in STATUS_TRIG.
If the glitch detectors are currently armed, writing ones will also immediately reset the switched core power domain, and set the reset reason latches in POWMAN_CHIP_RESET to indicate a glitch detector resets.
This register is Secure read/write only.
TRIG_FORCE |